


**FIG. 1**



**FIG. 2**




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6A




FIG. 6B






FIG. 6C





**FIG. 7**






FIG. 7A


{from 314, FIG. 3}




{from 204, FIG. 3}

FIG. 15





**FIG. 15A**



**FIG. 15B**

FIG. 16A




FIG. 16B







FIG. 16C





**FIG. 17**



**FIG. 18**





FIG. 18A



**FIG. 19**





FIG. 20



**FIG. 20A**





FIG. 20B





**FIG. 20C**




FIG. 20D

FIG. 21




FIG. 22 is a block diagram of a system 2106a, which includes a Sampling Signal Generator 2208, a Processor 2112, and a Data Demultiplexer Module 2210a. The Sampling Signal Generator 2208 includes a Signal Set Generator 2234, a 0-Interpolator Module 2224, and a Signal Set Generator 2220. The Processor 2112 includes a Data Demultiplexer Module 2210a and an Interpolator Control Module 2212a. The Data Demultiplexer Module 2210a includes a Data Path 0 2242, Data Path 1 2242, Data Path 2 2242, and Data Path 3 2242. The Interpolator Control Module 2212a includes a Phase Path 0 2250, Phase Path 1 2250, Phase Path 1 2250, and Phase Path 1 2250. The system 2106a also includes a Data Demultiplexer Module 2210a and an Interpolator Control Module 2212a. The system 2106a also includes a Data Demultiplexer Module 2210a and an Interpolator Control Module 2212a.




FIG. 22




FIG. 23




FIG. 24






FIG. 25



**FIG. 26**



**FIG. 27**



0101-73.vsd/8





FIG. 28



**FIG. 29**

0102-03.vsd/2





FIG. 30

## Example Router



3200




FIG. 32

3300




FIG. 33

800






FIG. 8







**FIG. 10**



**FIG. 11**




FIG. 12




FIG. 13




FIG. 14A




FIG. 14B